

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings of claims in the application:

**Listing of Claims:**

- 1           1. (Currently amended): A method for reading data from a synchronous memory of the type having data cells arranged in rows and columns ~~and having a single row cache~~, comprising:
  - 4           arranging said synchronous memory in a symmetrical layout along a horizontal direction to include:
    - 6           \_\_\_\_\_ a left plurality of N memory portions including a left memory block, a central sense amplifier block, and a right memory block arranged along said horizontal direction;
    - 8           \_\_\_\_\_ [[a]]one centrally located single row cache; and
    - 9           \_\_\_\_\_ a right plurality of N memory portions including a left memory block, a central sense amplifier block, and a right memory block arranged along said horizontal direction, said single row cache disposed between said left plurality of memory portions and said right plurality of memory portions,
    - 13           \_\_\_\_\_ wherein N is at least equal to two;
    - 14           receiving an initial command that is not a "read" command and receiving row address data for reading contents of a row of said synchronous memory selected by said row address data, said reading being performed initial command exclusive of column address data;
    - 17           moving said contents of said row into said single row cache;
    - 18           after said contents of said row have been moved into said single row cache,
    - 19           receiving a "read" command and column address data; and
    - 20           in response to said "read" command, reading data from said single row cache at a column address specified by said column address data for output by said synchronous memory.
- 1           2. (Original): The method of claim 1 wherein said initial command is received substantially concurrently with said row address data.

1                   3. (Original): The method of claim 1 wherein said "read" command and said  
2 column address data are received substantially concurrently.

1                   4. (Currently amended): The method of claim 1 further comprising moving  
2 said data read from said single row cache to an output of said synchronous memory after a  
3 predetermined number of clock cycles after said "read" command.

1                   5. (Previously presented): The method of claim 4 wherein moving said data  
2 read from said row cache to an output of said synchronous memory after a predetermined  
3 number of clock cycles comprises moving said data read from said single row cache to an output  
4 of said memory after two clock cycles.

1                   6. (Original): The method of claim 4 wherein said predetermined number of  
2 clock cycles is two.

1                   7. (Original): The method of claim 1 wherein said receiving an initial  
2 command comprises receiving a "bank activate" command.

1                   8. (Original): The method of claim 1 further comprising performing a first  
2 precharging operation prior to receiving said initial command.

1                   9. (Previously presented): The method of claim 4 further comprising  
2 initiating a memory operation after said contents of said row have been moved into said single  
3 row cache and before said data read from said single row cache has been moved to said output of  
4 said synchronous memory.

1                   10. (Previously presented): The method of claim 9 wherein said memory  
2 operation comprises a precharging operation.

1                   11. (Previously presented): The method of claim 9 wherein said synchronous  
2 memory comprises a SDRAM array.

1 12-27. (Cancelled)

1 28. (Currently amended): A synchronous memory comprising:  
2 a plurality of first memory blocks;  
3 a first row decoder to access a row of data in the first memory blocks in response  
4 to a row address;  
5 a row cache configured to receive and to store therein an entire row of data from  
6 the first memory blocks, wherein an entire row of data from the first memory blocks is stored in  
7 the row cache in response to receiving a "bank activate" command, the "bank activate" command  
8 absent a column address; and  
9 a column decoder to access data stored in the row cache in response to receiving a  
10 "read" command subsequent to receiving the "bank activate" command, the "read" command  
11 including a column address[[,]]  
12 ~~wherein the row cache is capable of receiving and storing the entire row of data~~  
13 ~~from the first memory blocks absent the column address.~~

1 29. (Previously presented): The synchronous memory of claim 28 further  
2 comprising a plurality of second memory blocks and a second row decoder to access a row of  
3 data in the second memory blocks in response to a row address, the row cache and the column  
4 decoder being disposed between the first memory blocks and the second memory blocks.

1 30. (Previously presented): The synchronous memory of claim 28 wherein at  
2 least some of the first memory blocks are paired off to define pairs of memory blocks, the  
3 synchronous memory further comprising a plurality of first sense amplifier sets, each pair of  
4 memory blocks being associated with one the first sense amplifier sets.

1                   31. (Previously presented): The synchronous memory of claim 30 wherein at  
2 least some of the second memory blocks are paired off to define pairs of memory blocks, the  
3 synchronous memory further comprising a plurality of second sense amplifier sets, each pair of  
4 memory blocks among the second memory blocks being associated with one the second sense  
5 amplifier sets.

1                   32. (Previously presented): The synchronous memory of claim 28 further  
2 comprising means for performing a first precharging operation prior to receiving said "bank  
3 activate" command.

1                   33. (Previously presented): The synchronous memory of claim 28 further  
2 comprising means for performing a second precharging operation after said "bank activate"  
3 command and prior to said "read" command.

1                   34. (Previously presented): An SDRAM comprising the synchronous memory  
2 of claim 28.

1                   35. (Previously presented): The SDRAM of claim 34 wherein the row  
2 decoder is capable of accessing a row among the first memory blocks in response to a "bank  
3 activate" command.

1                   36. (Previously presented): The SDRAM of claim 34 wherein the column  
2 decoder is capable of accessing data in the row cache in response to a "read" command.

1                   37. (Previously presented): The SDRAM of claim 34 further comprising an  
2 output to which data read from the row cache is moved, the data being moved to the output of the  
3 SDRAM a predetermined number of clock cycles after the "read" command.

1                   38. (Previously presented): The SDRAM of claim 37 wherein the  
2 predetermined number of clock cycles comprises two clock cycles.

1                   39. (Currently amended): A memory device comprising:  
2                   first memory blocks;  
3                   second memory blocks;  
4                   a single cache disposed between the first memory blocks and the second memory  
5                   blocks, the cache configured to latch a selected row of data read out from the first memory  
6                   blocks [[and]] or a selected row of data read out from the second memory blocks in response to a  
7                   "bank activate" command which is exclusive of a column address; and  
8                   data buses coupling the selected row of data read out from the first memory  
9                   blocks [[and]] or the selected row of data read out from the second memory blocks into the  
10                  cache,  
11                   data latched in the cache being accessed therefrom in response to a "read"  
12                   command received subsequent to the "bank activate" command from the first memory blocks and  
13                   the second memory blocks absent a column address.

1                   40. (Previously presented): The memory device of claim 39 further  
2                   comprising a first row decoder to access a row of data from the first memory blocks and a second  
3                   row decoder to access a row of data from the second memory blocks.

1                   41. (Previously presented): The memory device of claim 40 further  
2                   comprising a column decoder to access selected data stored in the cache in response to a column  
3                   address.

1                   42. (Previously presented): The memory device of claim 39 wherein the  
2                   cache is capable of latching an entire selected row of data from the first memory blocks and  
3                   latching an entire selected row of data from the second memory blocks.